A Novel Error Correcting System Based on Product Codes for Future
  Magnetic Recording Channels by Van, Vo Tam & Mita, Seiichi
> THIS MANUSCRIPT HAS BEEN ACCEPTED FOR PUBLICATION ON IEEE MAGNETICS, DOI =  10.1109/TMAG.2011.2157091< 
 
1 
A Novel Error Correcting System Based on Product Codes 
for Future Magnetic Recording Channels 
  
Vo Tam Van and Seiichi Mita, Members, IEEE  
 
Toyota Technological Institute, Hisakata, Tempaku, Nagoya 468-8511, Japan 
 
We propose a novel construction of product codes for high-density magnetic recording based on binary low-density parity check 
(LDPC) codes and binary image of Reed Solomon (RS) codes. Moreover, two novel algorithms are proposed to decode the codes in the 
presence of both AWGN errors and scattered hard errors (SHEs). Simulation results show that at a bit error rate (bER) of 
approximately 10–8, our method allows improving the error performance by approximately 1.9dB compared with that of a hard 
decision decoder of RS codes of the same length and code rate. For the mixed error channel including random noises and SHEs, the 
signal-to-noise ratio (SNR) is set at 5dB and 150 to 400 SHEs are randomly generated. The bit error performance of the proposed 
product code shows a significant improvement over that of equivalent random LDPC codes or serial concatenation of LDPC and RS 
codes. 
   
Index Terms— Product codes, permutation decoding algorithm, projective geometry LDPC codes, binary image of RS codes.  
 
I. INTRODUCTION 
or future magnetic recording systems, bit patterned media 
(BPM) and shingled writing recording (SWR) are two 
promising candidates in order to implement high-density 
recording of more than 10 Tera-bits per square inch. From the 
view point of error correction, these systems will include not 
only conventional errors such as random errors due to the 
additive white Gaussian noise (AWGN) and burst errors due 
to media defects, but scattered hard errors (SHEs) as well. 
SHEs are errors with large changes in signal amplitude and 
large values of log likelihood ratios (LLRs) at each bit 
position due to strong neighboring interference. Therefore, a 
powerful error correcting method will necessarily be 
demanded for correcting these types of mixed errors at high 
recording densities.  
Low density parity check (LDPC) codes and Reed-Solomon 
(RS) codes are widely used for correcting these errors. 
However, it has been shown that RS codes are very robust 
against hard errors and become weak over AWGN channels. 
Similarly, LDPC codes perform well in correcting random 
noises and poorly to hard errors. To solve the main drawback 
of RS hard decoders, many methods have been proposed to 
overcome the problems [1], [3]. For small length and high-rate 
RS codes, perhaps the most impressive results are achieved by 
the permutation decoding algorithm proposed in [3]. It is 
shown that the algorithm produces very good error 
performance and comes extremely close to the maximum 
likelihood decoder (MLD) within 0.3dB at a bit error rate 
(bER) of approximately 10
-5
. For long code lengths, LDPC 
codes are commonly used instead of RS codes; however, they 
are poor at dealing with hard errors caused by media defects, 
thermal asperity, etc.    
The aim of this study is to propose good codes that can 
perform with the strong ability to correct the three types of 
errors above. We propose product codes based on binary 
LDPC codes and binary images of small RS codes. Although, 
product codes can improve the minimum distance at the 
expense of code rate [4], they are infrequently used in  
 
practical applications such as hard disk drives (HDDs) since 
their decoding performances are usually poor. To overcome 
this problem, we proposed two novel algorithms for product 
codes we refer to as the error detection algorithm (EDA) and 
the product decoding algorithm (PDA). We evaluate the 
performance of the proposed algorithms by applying it to 
various noise channels. These proposed product codes have 
both hard and soft iterative decisions.       
 
II. BACKGROUND 
A. Binary Images of Double-Parity RS Codes 
In this subsection, we briefly review the structure of binary 
images of a double-parity RS code. For complete discussions 
on the binary images of RS codes, we refer the reader to [1], 
[3], [4]. 
Let  be a fixed primitive element in the Galois field 
GF(2
m
). Let 
1
1 2[ ] [1, , , ], , ,
m
m     

   be a basis 
of GF(2
m
) over GF(2). Let the code length be 2 1
m
n   . The 
binary image of a ( , 2,3)n n  RS code is obtained by 
representing every codeword 
0 1 1[ , , , ]c nc c c   as an 
m n binary matrix.   
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where 
1, 1 2, 2 ,j j j m j m
c c c c       for all Znj .  
The parity check matrix of the double-parity RS ( , 2,3)n n  
binary image is represented by the following 2m m  
polynomial matrix in the ring
2
[ ] / ( 1)F
n
x x  . 
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where
1
,   ( )x

 is known as the idempotent [4].  
In particular, 
1
( )x equals
2 1
1
n
x x x

     and vector 
u F
m
n  is computed in Table. 1. [3]   
Table 1. u vectors computed for 
1
[1, , , ]
m    . 
 Vector u  Primitive element   
GF(2
3
) [2,1,0]
T
 
3
1    
GF(2
4
) [2,1,0,14]
T
 
4
1    
GF(2
5
) [30,29,28,27,26]
T
 
5 2
1    
GF(2
6
) [4,3, 2,1,0,62]
T
 
6
1    
 
B.  Permutation Decoding Algorithm 
In this subsection, an introduction to permutation decoding 
algorithm is included in order to make this paper self-
contained. Further discussion on this topic can be found in [1], 
[3].  
 
Received Binary Symbols
0101010
1001001
1001010
6543210position
(0,4,6)(2,5,3)
(1,4,2)(3,5,6)
(0,3,1)(2,4,5)
After permutation
0000111
0101001
0000111
6543210position
1
2
3
1
2
3
 
Fig.1. Example of permutation decoding. Each column represents a GF(23) 
symbol in binary notation. Erroneous symbols occur at (1,6), (2,0), and (3,1). 
 
Consider an RS code (7,5,3)  over GF(23). Let the basis 
2
[1, , ]   where primitive element satisfies
3
1   . 
Let the RS codeword  5 20,1,0, , 0, ,c     be transmitted 
in its binary image as shown in Fig.1. Assume that error 
positions only occur at (1,6), (2,0), and (3,1). Next, permute 
the three rows of ( )c
M
B  by (0,4,6)(2,5,3), and (1,4,2)(3,5,6), 
and (0,4,6)(2,5,3), respectively. It is observed that all the 
erroneous bits are permuted into the first symbol. 
Furthermore, the binary image ( )c
M
B is permuted to ( ')c
M
B , 
which is also an RS codeword. Therefore, all errors can be 
corrected using a conventional hard decision decoder. The 
details of the permutation decoding algorithm are restated 
below. 
 
Permutation decoding algorithm [3]  
Input: Observations of channel output y . Parameter . 
           Matrix S and vector u , basis  . 
Output: Most-likely codeword in list L  
   1.    Perform hard decision decoding on y .  
   2.    if  y  can be decoded to some codeword c  then store c  
              in L . 
   3.    forall ( , )yj J   
   4.         Compute a permutation  with input S, j - u, and -u    
   5.         Construct 
( )g
y by setting 
( )
, [ , ] , [ , ( )]
:
g
i G i j i G i j
y y

 . 
   6.         Compute
( )
0 0 ,
( , ) arg min
g
i j
i y  . 
   7.         Erase 0-th and 
0 -th symbols, decode 
( )g
y to 
                obtain codeword 
( )
c
g
. 
   8.         Permute 
( )
c
g
with 
1
g

 and store in L .   
   9.    end                                                 □ 
III. EFFECTIVE DECODER OF PRODUCT CODES  
A.  Structure of product codes 
 
Fig.2. A product code of binary image of (n1, n1 – 2, 3) RS codes in 
GF(2m) and (n2, k2) binary LDPC codes. 
 
To produce powerful codes, a product of the binary image 
of (n1, n1 - 2) RS code 1C and (n2, k2) binary LDPC code 2C is 
formed. The product code 
1 2
C C is encoded in two steps. At 
the first step, each row of the information array is encoded 
into a RS codeword in
1
C . At the second one, each of the 
1
n columns of the array formed in the first encoding step is 
encoded into an LDPC codeword in
2
C . This results in a code 
array of n2 rows and n1 columns, as shown in Fig.2. It should 
be noted that the information digits are decomposed into many 
m-bit rows corresponding to binary images of RS  symbols in 
GF(2
m
) over GF(2). For the long sector format, we investigate 
a product code of a 2D (1057, 813, 34) projective geometry 
(PG) LDPC code and a (31, 29) RS code over GF(2
5
). The 
final code-rate is 0.72. Any high code-rate can be constructed 
using adequate codes.  
 
B. Error detection algorithm 
We propose an error detection algorithm based on 
checksum on rows and columns of product codes to enhance 
the error correction ability of product codes. The details of the 
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error detection algorithm (EDA) are described in the 
following paragraphs. 
 
Error detection algorithm (EDA)  
Input: A received product codeword
Pc of size (n2, n1). 
Parameter n1, k1, n2, k2. A parity check matrix H of the LDPC 
code. 
Output: A list of error positions.  
1. Checksum on k1 row of product codeword Pc and output 
     a list 
row
L of erroneous rows.  
2. forall  i = 1, n1    
3.    Checksum on the i-th column of 
Pc using matrix H and 
       output a list of positions 
column
L  that cause errors on all 
       checksums.       
4.    Output the error positions (Li, i) where Li are intersections 
       of 
row
L  and 
column
L .       
5. end                                                                           □   
 
It should be noted that the proposed algorithm can be 
regarded as a generalization of the error detection method in 
single parity check (SPC) product codes using the parity parts 
of RS codes and LDPC codes. Moreover, we empirically 
found that the detection ability of our algorithm strongly 
depends on the minimum Hamming distance of LDPC codes, 
such as in the case using (1057, 813) PG-LDPC codes with a 
minimum distance dmin = 34. Our method works perfectly even 
in various noise channels. 
 
Example 1: Consider an example product code of a binary 
image of RS (7, 5, 3) and a Hamming code (7, 4, 3) with the 
parity matrix below. 
1
2
3
1 1 0 1 1 0 0
: 1 0 1 1 0 1 0
0 1 1 1 0 0 1
H
h
h
h
   
  
    
     
. 
We re-use the RS codeword as shown in Fig.1. After two-
step encoding, we obtain a product codeword
7 7c  , whose first 
three rows contain information digits from the RS codeword. 
It should be reminded that row 4 of 
7 7c   contains redundant 
information digits only for this example. Suppose 
7 7c   has 
errors only at (1,6), (2,0), and (3,1). In order to detect errors, 
we first check on the first three rows of
7 7c  and 
obtain  row 1,2,3L  . We then check on the first column 
of
7 7c  . From Table.2, it can be seen that parity-check failures 
occur on check row h1 and h3; hence, the possible error 
locations could be  column 2, 4L  , which are the common “1” 
in both h1 and h3. Therefore, it can be concluded that the error 
location occurs at (2,0). The others (3,1) and (1,6) can be 
detected similarly. □ 
Although, this example was applied to a small code length, 
our method can be used for all (n1, n1 - 2, 3) RS codes and the 
entire parity check matrix H . It should be noticed that our 
method does not requires GF(2
m
) operations, hence it is 
effective and low in complexity.         
Table 2. Product codeword c7x7 with error positions at (1,6), (2,0) and (3,1). 
 
position 0 1 2 3 4 5 6 sum on rows 
rows of  
(7, 5, 3) 
RS code  
0 1 0 1 0 0 1  = 1  error 
1 0 0 1 0 0 1  = 1  error 
0 1 0 1 0 1 0  = 1  error 
redundant 1 1 1 1 1 1 1 no check sum 
on row 4 to 
row 7.  
parity of 
Hamming 
code (7,4) 
1 0 1 1 1 1 0 
1 0 1 1 1 0 1 
1 1 1 1 1 0 0 
check 
on 
columns 
1 
0 
1 
0 
1 
1 
0 
0 
0 
0 
0 
0 
0 
0 
0 
0 
0 
0 
1 
1 
0 
 detect  
errors at (1,6), 
 (2,0), (3,1) 
 
C.  Decoding algorithm for product codes 
Permutation decoders show the ability to correct more hard 
errors than conventional hard decision decoders [3]. However, 
they require adequate erasure information of bit locations and 
the length of RS codes to be quite small. For practical 
applications, our proposed structure resolves these problems. 
Based on our EDA method in the previous subsection, a novel 
decoding algorithm for product codes is proposed and denoted 
as the product decoding algorithm (PDA). Fig.3. describes the 
flow diagram of the product decoding algorithm.  
RS 
Permutation 
decoder
LDPC 
decoder
Detect error positions 
using error detection  
algorithm (EDA)
Corrected 
codewords
Received 
codewords
LLR = 0
at position 
Majority 
logic 
decoder
RS-HDD 
decoder
Iterative hard decision decoder
Iterative soft decision decoder
 
Fig.3. Product decoding algorithm for product codes from binary image of 
(n, n - 2, 3) RS codes and binary LDPC codes. 
 
Product decoding algorithm (PDA)  
Input: Received codewords of a product code based on binary 
image of RS (n, n - 2, 3) code and a binary LDPC code. 
Output: Corrected codewords.  
1.   Detect error positions   using proposed error detection 
      algorithm.  
2.   Set log likelihood ratio (LLR) at position  equal to zero.    
3.   Iterative decoding on columns of the product code by the 
      sum product algorithm (SPA); repeat step 1.  
4.   After several iterations, apply RS permutation decoding on 
      information rows of the product code.  
5.   Decode on columns of the product code using the majority 
      logic decoder.  
6.   If some errors exist, apply hard decision decoder on rows 
      of the product code and output the corrected codewords. □   
It can be clearly seen that our EDA is necessarily used to 
detect and erase hard errors before executing SPA decoding on 
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columns of product codes. This is because LDPC decoders 
perform poorly at correct SHEs. Simulation results show that 
the total numbers of errors ware reduced quickly by the SPA 
algorithm after applying the EDA method. For decoding on 
rows of product codes, RS permutation decoders are used to 
eliminate the remaining erasure errors. To correct two errors 
from occurring in the same row of the product code, we use an 
iterative hard decision decoder including LDPC majority logic 
decoding on columns and RS-hard decision decoding on rows 
of the product codes as shown in Fig.3.  
IV. PERFORMANCE EVALUATION  
A.  Product codes of LDPC codes and RS codes  
In our evaluation, a double-parity (31,29) RS code over 
GF(2
5
) is used as the inner codes. For the outer codes, we 
investigate a 2-dimensional (1057, 813, 34) projective 
geometry (PG) LDPC code given in [2], with a column weight 
of 33 and a minimum distance of 34. The length of the final 
product code 
PG
C  is 32767 and the code-rate is 0.72. The 
maximum number of SPA iterations is set to 20 for all LDPC 
decoders. 
 
B. Performance Evaluation of Product Codes  
 
Fig.4. bER of the product code CPG based on a (1057, 813) PG-LDPC code  
and a (31,29) RS code over AWGN channels. 
 
Fig.4. compares the bER performance of the 
PG
C code with 
an equivalent Reed-Solomon code, random LDPC code and 
serial concatenation LDPC-RS code over AWGN channels. 
The RS code is a (4095, 2947) over GF(2
12
) that can correct 
up to 574 symbol errors. The LDPC code is a (32767, 23592) 
random binary LDPC code with no 4-cycle. The equivalent 
serial concatenation of LDPC and RS code has the same code 
length and 20% and 8% of code length are used as the parity 
parts of LDPC outer and RS inner code, respectively. The 
PG
C  code is decoded by the PDA method. Fig.4. shows that 
the 
PG
C  code outperforms the same code-rate RS code 
decoded using the hard decision decoding algorithm by 1.9dB 
at a bER of approximately 10–8. Although its bER performance 
is slightly degraded compared to that of the LDPC code and 
the serial concatenation LDPC-RS code over AWGN channels, 
our product code can be used in real applications of ultra-high 
density HDDs where error performance is dominated by SHEs 
and long burst errors. Fig.5 presents the bER performance in 
the case of mixed error channels including random noises and 
SHEs where SNR is set at 5dB and 150 to 400 SHEs are 
randomly generated with amplitudes ranging from 1.0 to 1.5. 
When the amplitude of SHEs equals 1.5 as shown in Fig.5, the 
bER performance of 
PG
C  shows a significant improvement 
compared to the equivalent random LDPC code and the serial 
concatenation LDPC-RS code. Moreover, our code can correct 
any two arbitrary columns containing long burst errors of 
length 1057 based on the ability of the RS code. Therefore, the 
proposed code will be useful for the implementation of future 
HDDs. 
 
Fig.5. bER of the product code CPG based on a (1057, 813) PG-LDPC code 
and a (31,29) RS code at SNR = 5dB and hard errors from 150 to 400. 
V. CONCLUSIONS 
The proposed algorithms using parity check on rows and 
columns of product codes were able to improve the bER 
performance in the presence of SHEs, AWGN errors and long 
burst errors of length up to 1057 based on the ability of the RS 
code. Therefore, the proposed code might become a key step 
to practical implementation of future HDDs. 
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